WIN Semi announces linearity optimised GaN process

Written By Jae Park

The Taiwanese compound semiconductor foundry WIN Semiconductors has launched a 0.12 μm gate-length depletion-mode (D-mode) GaN HEMT technology on SiC substrates.

Jae Park
Previous

Rohm launches 2-in-1 SiC moulded module
Next

NREL team constructs record-beating SiC module