RISC-V High Performance Multicore and GPU SoC Platform For Safety Critical System

Written By Jae Park

“A RISC-V Multicore and GPU SoC Platform with a Qualifiable Software Stack for Safety Critical Systems” published by researchers at Universitat Politecnica de Catalunya and Barcelona Supercomputing Center.

Jae Park
Previous

Wafer-Level Test Infrastructure for Higher Parallel Wafer Level Testing of SoC
Next

Majorana 1: Microsoft’s Quantum Chip Inspired by a Visionary Physicist